Join us at Aerospace Tech Week Europe 2024 at Booth #918 during 17-18th April 2024

 Jump to the section that interests you

The LDPC decoder is used for Forward Error Correction (FEC) in systems where transmitted data is subjected to errors before reception, e.g., communications systems, disk drives, and so on. LDPC Codes are part of recently invented ‘Iterative decoders’, which involves multiple iterations to improve the performance. Iterative decoder shows improved performance compared to legacy convolution codes.
LDPC codes outperform Convolution codes by 3-4 dB and are characterized by a ‘water-fall’ region in their SNR – BER curve. There is a SNR threshold after which BER decreases very rapidly. Hence, LDPC codes have found their place in most of the latest standards including Wi-Fi (802.11n, 802.11ac), Wi-Max (802.16e), DVB-S2, 3GPP-LTE Advanced.

Specifications:

  • Fully synchronous design using a single
  • Clock
  • Code Rate support of 1/2, 2/3, 3/4 and 5/6
  • Block length of 648, 1256 and 1944
  • Block length and Code-Rate can be changed block by block at run time
  • Number of Iterations from 10 to 18 or User-defined/Automatic
  • Configurable soft input bit width
  • Provides clock enable support at input and output
  • Easy-to-use interface with handshaking signals
  • Supports all FPGA devices
  • Maximum synthesizable frequency is 200MHz
  • More than 100 Mbps throughput at a block size of 1944
  • Decoding algorithm : Offset Min-Sum
  • Message Scheduling algorithm : Layered Belief Propagation (LBP)

Enhancement Available (On Demand)

  • Support for different Code-Rates/Block-Sizes
  • Support for different communication standards e.g. 802.11n, 802.11ac, 802.16e, etc
  • System-Generator Model and Test-Bench availability (On demand)

IP Data Fact Sheet

ConfigurationResources Utilization

Throughput

@ 200 MHz

Max Block SizeLUTsFFsBlock RAMs(Mbps)
2K48K23K6170
1K24K12K3235
0.5K12K6K2020
Provided with IP
DocumentsProduct Specification
Design FilesRTL-VHDL (Optional)
Reference DesignProvided
System Generator ModelProvided (Optional)
Matlab Bit-Accurate ModelProvided (Optional)

Design Tools

SimulationModelSim SE
Synthesis ToolXilinx ISE 14.4/Altera Quartus 10.1
Support
Three Month Support Provided

Related Articles

Only the best of the blogs delivered to you monthly

By submitting this form, I hereby agree to receive marketing information and agree with Logic Fruit Privacy Policy.

Get a Quote Today

By submitting this form, I hereby agree to receive marketing information and agree with Logic Fruit Privacy Policy.

or just Call us on