Visit Booth #1313 at Design Automation Conference 2024, San Francisco, June 23-27.

SPI Master/Slave Controller

 Jump to the section that interests you

SPI Master/Slave Controller

  • Support for both SPI Master and Slave.
  • Multi Master Support.
  • 8 Slave Select Lines.
  • In Master Mode – bit rate generated is System Clock/2.
  • In Slave Mode – bit rate supported is ≤ System Clock/8.
  • Programmable SCK Phase and Polarity.
  • Supports Repeated Start and Fast Read Operation.
  • Transaction Layer implemented in HDL Source code as well.
  • Programmable internal data path width from 1 byte to 64 bytes.
  • Software APIs available for direct SPI Slave Device Register Read/Write.
  • Easy-to-use interface with handshaking signals.
  • Fully Synchronous design with single clock domain.
  • Technology independent HDL Source code.
  • Supports all FPGA devices.
  • Well proven IP against multiple SPI devices.

IP Data Fact Sheet

Configuration

Resources Utilization

Throughput

@ 200 MHz

50 MHz 4 Byte Data PathLUTsFFsBlock RAMs(Mbps)
 3004000 

Provided with IP

DocumentsProduct Specification
Net-listEDIF/QXP/NGD file
Design FilesRTL-VHDL (Optional)
Reference DesignProvided

Design Tools

SimulationModelSim SE
Synthesis ToolXilinx ISE 14.4/Altera Quartus 10.1
Support
Three Month Support Provided

 

Related Articles

Only the best of the blogs delivered to you monthly

By submitting this form, I hereby agree to receive marketing information and agree with Logic Fruit Privacy Policy.

Get a Quote Today

By submitting this form, I hereby agree to receive marketing information and agree with Logic Fruit Privacy Policy.

or just Call us on