Verification Lead

Responsible for:

• Creating verification plan
• Creating test plan
• Creating/modifying SV/UVM based verification environment of IP/ASIC/FPGA
• Writing and simulating uvm based test cases
• Debugging test failures
• Code coverage
• Functional coverage
• Working knowledge of PCIe is a big plus.