Join us at Embedded World Conf & Exhibition 2024 at Booth #5-350 during 9-11th April 2024

Nand Flash Controller

 Jump to the section that interests you

Nand Flash Controller

The NAND flash controller mainly performs four operations such as memory read, write and block erase and memory reset. The controller consists of a dedicated state machine in order to execute these operations and a low level interface block which is used to generate a pulse of fixed width. Each FSM receive control and data signals from user interface and performs required operation. The flash interface consists of signals coming out from low level interface block to flash memory. The flash controller design operates at 100 MHz clock frequency and uses active high reset signal.

nand

  • Supports up-to 64 GB of NAND Flash.
  • Programmable Page and Block size.
  • 24 bit and 32 bit addressing mode.
  • Supports Reset, Set Features, Page Program, Page Read, Block Erase instructions.
  • Software APIs available for direct NAND Flash Read/Write.
  • Easy-to-use interface with handshaking signals.
  • Fully Synchronous design with single clock domain.
  • Technology independent HDL Source code.
  • Supports all FPGA devices.
  • Well Proven IP over multiple projects.

IP Data Fact Sheet

Configuration

Resources Utilization

Throughput

@ 200 MHz

108 MHz, 24 bit addressingLUTsFFsBlock RAMs(Mbps)
 8006004 

Provided with IP

DocumentsProduct Specification
Net-listQXP/NGD/EDIF
Design FilesRTL-VHDL (Optional)
Reference DesignProvided

Design Tools

SimulationModelSim SE
Synthesis ToolXilinx ISE 14.4/Altera Quartus 10.1
Support
Three Month Support Provided

Related Articles

Only the best of the blogs delivered to you monthly

By submitting this form, I hereby agree to receive marketing information and agree with Logic Fruit Privacy Policy.

Get a Quote Today

By submitting this form, I hereby agree to receive marketing information and agree with Logic Fruit Privacy Policy.

or just Call us on